![App note: Using a hardware or software CRC with enhanced core PIC16F1XXX in class B applications – Dangerous Prototypes App note: Using a hardware or software CRC with enhanced core PIC16F1XXX in class B applications – Dangerous Prototypes](http://dangerousprototypes.com/wp-content/media/2015/01/apps.png)
App note: Using a hardware or software CRC with enhanced core PIC16F1XXX in class B applications – Dangerous Prototypes
![Hardware implementation of CRC8 matrix algorithm using «exclusive OR». | Download Scientific Diagram Hardware implementation of CRC8 matrix algorithm using «exclusive OR». | Download Scientific Diagram](https://www.researchgate.net/publication/299655155/figure/fig3/AS:350710236499976@1460627244239/Hardware-implementation-of-CRC8-matrix-algorithm-using-exclusive-OR.png)
Hardware implementation of CRC8 matrix algorithm using «exclusive OR». | Download Scientific Diagram
![Figure 3. The CRC flowchart : Hardware Development of the In-Vehicle System Modules for the EU Emergency Call : Science and Education Publishing Figure 3. The CRC flowchart : Hardware Development of the In-Vehicle System Modules for the EU Emergency Call : Science and Education Publishing](http://pubs.sciepub.com/ajeee/6/1/1/bigimage/fig3.png)
Figure 3. The CRC flowchart : Hardware Development of the In-Vehicle System Modules for the EU Emergency Call : Science and Education Publishing
The Cyclic Redundancy Check (CRC): Finding—and Even Correcting—Errors in Digital Data - Technical Articles
![A safe microcontroller with silent CRC calculation hardware for code ROM integrity verification in IEC-60730 class-B | Semantic Scholar A safe microcontroller with silent CRC calculation hardware for code ROM integrity verification in IEC-60730 class-B | Semantic Scholar](https://d3i71xaburhd42.cloudfront.net/3e169f88a07c4a2e23fdb86e182afeb1f6e4a4de/3-Figure3-1.png)
A safe microcontroller with silent CRC calculation hardware for code ROM integrity verification in IEC-60730 class-B | Semantic Scholar
![Anwendung von CRC-Hard-Blöcken verringert Entwicklungsaufwand: Fehlererkennung in FPGAs - Halbleiter - Elektroniknet Anwendung von CRC-Hard-Blöcken verringert Entwicklungsaufwand: Fehlererkennung in FPGAs - Halbleiter - Elektroniknet](https://cdn4.weka-fachmedien.de/thumbs/media_uploads/images/IMPORTED_ed88d6ec92ce23b8b9803b8740aa48a8.jpg.1280x0.png)
Anwendung von CRC-Hard-Blöcken verringert Entwicklungsaufwand: Fehlererkennung in FPGAs - Halbleiter - Elektroniknet
![A Novel Least Significant Bit First Processing Parallel CRC Circuit - Xiujie Qu, Zhongkai Cao, Zhanjie Yang, 2013 A Novel Least Significant Bit First Processing Parallel CRC Circuit - Xiujie Qu, Zhongkai Cao, Zhanjie Yang, 2013](https://journals.sagepub.com/cms/10.1155/2013/859317/asset/images/large/10.1155_2013-859317-fig1.jpeg)
A Novel Least Significant Bit First Processing Parallel CRC Circuit - Xiujie Qu, Zhongkai Cao, Zhanjie Yang, 2013
![Efficient computation of packet CRC from partial CRCs with application to the Cells-In-Frames protocol - ScienceDirect Efficient computation of packet CRC from partial CRCs with application to the Cells-In-Frames protocol - ScienceDirect](https://ars.els-cdn.com/content/image/1-s2.0-S0140366498001388-gr5.gif)